Repository navigation
chore: bump pinned valgrind-codspeed to 3.26.0-0codspeed12 - #604
Conversation
The new package decodes arm64 reads of every EL0-visible CPU ID register and of TPIDRRO_EL0, which used to stop simulated programs with SIGILL. It also ships the opt-in --deterministic-rng flag from 0codspeed11. Refs COD-4094 Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
[Medium impact] This PR appears safe to merge; no actionable issues were found. SummaryUpdates the pinned Valgrind build from
Reviews (1) · Last reviewed commit: "chore: bump pinned valgrind-codspeed to ..." · Reviewed by Greptile |
Merging this PR will degrade performance by 12.87%2 warnings
Warning Please fix the performance issues or acknowledge them on CodSpeed. Performance Changes
Tip Investigate this regression by commenting Comparing Footnotes
|
Points the runner at valgrind-codspeed 3.26.0-0codspeed12, which stops simulated arm64 programs from dying with SIGILL when they read a previously unsupported CPU ID register or
TPIDRRO_EL0(CodSpeedHQ/valgrind-codspeed#59). It also ships the opt-in--deterministic-rngflag from 0codspeed11, which the runner does not pass yet.The 6 hashes match the release's asset digests.
Refs COD-4094, which stays open for the runner v5.6.2 release this unblocks.