-
ASIC Physical Design Engineer with 1.5+ years of experience
-
Hands-on experience in Synthesis, Physical Design, STA and Physical Verification
-
Experienced in block-level ASIC implementation from RTL to GDS
-
Hands-on with Cadence Genus, Innovus, Tempus and Siemens Tessent
-
Knowledge of TCL scripting
-
Experience with 22nm, 28nm and 45nm technologies
-
Strong interest in ASIC Physical Design and VLSI implementation
-
📫 How to reach me harshp1832@gmail.com
-
👨💻 All of my projects are available at https://github.com/Harsh-patil28
🎯
Focusing
ECE Student, VLSI Enthusiast
Popular repositories Loading
-
DFT_Design_for_Testibility
DFT_Design_for_Testibility PublicThis repository documents the Design for Test (DFT) Flow that I am currently exploring during my internship.
Stata 1
-
TCL-JOURNEY
TCL-JOURNEY PublicA structured journey to learn Tcl scripting from beginner to advanced with daily lessons, examples, and practice assignments.
-
-
-
IOT
IOT PublicIn this repo there are codes which I had written during my 1 week workshop on IOT using ESP32.
C++
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.