Skip to content
View munailwaqar's full-sized avatar
0 followers · 2 following

Achievements

Achievement: QuickdrawAchievement: Pull Shark

Achievements

Achievement: QuickdrawAchievement: Pull Shark

Block or report munailwaqar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
munailwaqar/README.md

Hi, I'm Munail 👋

RTL / CPU Design Engineer working on RISC-V CPU microarchitecture and hardware security.

  • 🔧 Contributed 6 merged ISA extensions to the OpenHW Group CVA6 RISC-V core — see my merged PRs
  • 🎓 MS in Digital & Embedded Systems, researching hardware security for autonomous vehicles
  • 🌱 Interested in CPU design, ASIC design, and SoC architecture
  • 📫 Reach me on LinkedIn

Popular repositories Loading

  1. VeriFi-LUMS-AHB-Project VeriFi-LUMS-AHB-Project Public

    Functional Verification, Coverage and Formal Verification of AHB-lite slave DUT — built as part of Digital Verification course project.

    SystemVerilog 1

  2. AoC2022 AoC2022 Public

    Advent of Code 2022- Python

    Python

  3. LightSec-Auto LightSec-Auto Public

    Lightweight AEAD Ascon with CAN FD

    SystemVerilog

  4. munailwaqar munailwaqar Public