Repository navigation

x86-core

Public

About

A gate-level implementation of x86-subset core in Verilog HDL

0 stars

1 watching

Report repository

Name		Name	Last commit message	Last commit date
README.md		README.md
top.v		top.v
uCode_table.xlsx		uCode_table.xlsx
x86-core-report.pdf		x86-core-report.pdf

Repository files navigation

x86-core

A gate-level implementation of x86-subset core

EE382N Microarchitecture 2012 Spring University of Texas at Austin Course Project

Code to be uploaded.

About

A gate-level implementation of x86-subset core in Verilog HDL

0 stars

1 watching

Report repository

Releases

Packages

Contributors

Languages