Fully pipelined DLX Microprocessor optimized for energy efficiency and testing purposes developed in VHDL. Simulation with Intel® ModelSim®, synthesis under Synopsys® DC Ultra™, and physical layout using Cadence® Innovus™ Implementation System.
optimization polito microprocessor synthesis synopsys dlx cadence digital-design physical-design dlx-microprocessor
-
Updated
Jun 9, 2021 - Verilog