Final project of Logical Networks course - Politecnico di Milano 2022/23
fsm hardware vhdl finite-state-machine xilinx vivado datapath digital-logic logic-gates testbench digital-design rtl-design hardware-design logic-networks memory-interface
-
Updated
Apr 8, 2026 - VHDL