Skip to content
#

rdc

Here are 27 public repositories matching this topic...

UART Safety Controller ASIC implementation project demonstrating RTL synthesis, SKY130 technology mapping, multi-corner static timing analysis (TT/SS/FF), timing closure, CDC/RDC review, and implementation readiness for ASIC physical design.

  • Updated Jun 26, 2026
  • Verilog

Add this topic to your repo

To associate your repository with the rdc topic, visit your repo's landing page and select "manage topics."

Learn more