Repository navigation
Document routing a four-pad differential pair through ESD and test points - #1020
Open
techmannih wants to merge 1 commit into
Open
techmannih wants to merge 1 commit into
techmannih wants to merge 1 commit into
Conversation
|
The latest updates on your projects. Learn more about Vercel for GitHub.
|
Codex Review Summary: ✅ CompletedThis comment shows the latest Codex review activity on this pull request.
ℹ️ About Codex in GitHubYour team has set up Codex to review pull requests in this repo. Reviews are triggered when you
Codex reacts with 👀 while any review is running, comments if it has suggestions, and reacts with 👍 once all reviews finish with no findings. |
This branch was successfully deployed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Show the supported three-section declaration for a connector, ESD device, test point and IC on each USB polarity. A single aggregate connection on the same layout produces the errors in tscircuit/core#5361. The example assigns both traces in each section to the same local routing phase and keeps the electrical net common across sections.
The reference also describes the public pcbTraceGap prop as a requested edge-to-edge spacing. The upstream solver and normal Pipeline 9 integration are being verified separately in tscircuit/length-matching-solver#86 and tscircuit/tscircuit-autorouter#3638.
Compiled the MDX and ran the exact embedded example in core. It emitted six PCB traces and each trace connected its two intended source ports. No autorouting error occurred.