Skip to content

Actions: vortexgpgpu/vortex

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,281 workflow runs
1,281 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
FPGA Gate FPGA Gate #40: Manually run by tinebp
5h 46m 44s master
master
5h 46m 44s
fpga fix CI #1918: Commit f07c520 pushed by jel221
10m 15s wgdxa2k
wgdxa2k
10m 15s
ASIC Gate ASIC Gate #35: Scheduled
38m 38s master
master
38m 38s
latest perf udpate CI #1917: Commit 906a96e pushed by jel221
23m 2s wgdxa2k
wgdxa2k
23m 2s
cp: tag the low address bits in_global() leaves undecoded Apptainer CI #109: Commit 7fe1936 pushed by tinebp
2h 1m 5s v3.0
v3.0
2h 1m 5s
cp: tag the low address bits in_global() leaves undecoded CI #1916: Commit 7fe1936 pushed by tinebp
5m 55s v3.0
v3.0
5m 55s
cp: tag the low address bits in_global() leaves undecoded CI #1915: Commit 7fe1936 pushed by tinebp
4h 15m 40s master
master
4h 15m 40s
docs: release 3.0 Apptainer CI #108: Commit 39e76ee pushed by tinebp
39m 44s v3.0
v3.0
39m 44s
docs: release 3.0 CI #1914: Commit 39e76ee pushed by tinebp
3h 7m 27s v3.0
v3.0
3h 7m 27s
docs: release 3.0 CI #1913: Commit 39e76ee pushed by tinebp
1h 29m 45s master
master
1h 29m 45s
Apptainer CI Apptainer CI #107: Scheduled
45m 45s master
master
45m 45s
ASIC Gate ASIC Gate #34: Scheduled
36m 37s master
master
36m 37s
FPGA Gate FPGA Gate #39: Manually run by tinebp
6h 11m 40s master
master
6h 11m 40s
CP regfile Fmax, early-Z fix + default on, asic_gate 4x4 top/gfx, CI … CI #1912: Commit 9643f3e pushed by tinebp
2h 34m 44s master
master
2h 34m 44s
CP regfile Fmax, early-Z fix + default on, asic_gate 4x4 top/gfx, CI shards + ccache CI #1911: Pull request #425 opened by tinebp
2h 43m 54s ci-earlyz-asic-gate
ci-earlyz-asic-gate
2h 43m 54s
ci: re-record the fpga_gate top and gfx baselines CI #1910: Commit 62aaa31 pushed by tinebp
7m 19s ci-earlyz-asic-gate
ci-earlyz-asic-gate
7m 19s
fpga_figures: core-submodule placement/routing views and area breakdo… CI #1909: Commit 42c2a4f pushed by NikhilRout
34s feature_mx
feature_mx
34s
FPGA Gate FPGA Gate #38: Manually run by tinebp
6h 7m 26s master
master
6h 7m 26s
CI CI #1908: Scheduled
4h 49m 20s master
master
4h 49m 20s
ASIC Gate ASIC Gate #33: Scheduled
1h 40m 7s master
master
1h 40m 7s
ci: probe the toolchain cache under the key it is saved with CI #1907: Commit 3c3a84b pushed by tinebp
1h 34m 56s master
master
1h 34m 56s
ci: gate top, gfx, tensor and vm in asic_gate at NT=NW=8 CI #1906: Commit 4966e76 pushed by tinebp
34m 30s master
master
34m 30s
ci: refresh the gfx_draw3d references and perf baselines after Vulkan rt CI #1905: Commit 8524ae6 pushed by tinebp
5h 10m 9s master
master
5h 10m 9s
cache: keep an order-demoted store out of the data array until its re… CI #1904: Commit 5b4eec9 pushed by tinebp
1h 43m 26s master
master
1h 43m 26s
Vulkan rt (#424) CI #1902: Commit 6f372b0 pushed by tinebp
22m 47s master
master
22m 47s